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We presented an approach for the activation of aluminum Al alloy using palladium Pd and the subsequent gold Au electroless
plating ELP for complementary metal oxide semiconductor CMOS-based sensor applications. In this study, CMOS process
compatible Al patterned chips were used as substrates for easy incorporation with existing CMOS circuits. To improve the contact
resistance that arose from the Schottky barrier between the metal electrodes and the single-walled carbon nanotubes SWCNTs,
electroless deposition of gold that has a higher work function than Al was adopted because the SWCNTs has p-type semiconductor
properties. Each step of the Au ELP procedure was studied under various bath temperatures, immersion times, and chemical
concentrations. Fine Pd particles were homogeneously distributed on the Al surface by the Pd activation process at room tem-
perature. Au ELP allowed selective deposition of the Au film on the activated Al surface only. The SWCNT networks formed on
the Au plated chip by a dip-coating method showed improved contact resistance and resistance variation between the Au electrode
and SWCNTs. We also tried SWCNT decoration with the Au particle using the upper Au ELP method, which was expected to be
applied in various areas including field-effect transistors and sensor devices.
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0013-4651/2009/1571/D46/4/$28.00 © The Electrochemical SocietyRecently, the carbon nanotube CNT has been considered a
promising candidate for a sensor material due to its high conductiv-
ity, small size, high mechanical strength, and stability in a harsh
chemical environment.1-7 For these sensor materials to be a part of
the commodity technology in the future, the integration of the na-
nomaterial with the complementary metal oxide semiconductor
CMOS integrated circuit platform is indispensable for lower cost,
reduced power consumption, and miniaturization. However, big
technical challenges in the integration to CMOS chips are to acquire
a reliable method of mounting the CNTs on required positions, and
obtaining small contact resistance with aluminum Al, which is
used as a final metal pad for the conventional CMOS process. So,
metal plating such as with gold Au is needed on top of the Al pad
which forms the ohmic contact with CNTs.
On the other hand, electroless plating ELP of noble metals on
Al has been used in a variety of potential applications including
flip-chip bonding of the CMOS chips on the printed circuit board,
and protective coatings.8-13 Traditionally, Au ELP 14 on Al is pre-
ceded by the zincate process Al → Zn → Ni → Au, which acti-
vates the Al surface.15-19 The process involves the immersion of the
Al substrate in a strong alkaline zincate solution. This process con-
sists of dissolution of a native Al oxide and the galvanic displace-
ment reaction between zinc Zn ion and Al, and the formed Zn acts
as a catalytic layer of the Au electroless deposition.
The selective formation of Pd particles directly onto patterned Al
substrates is a potential alternative in zincating processes used as
intermediate layers in electrochemical metal coatings. This process
has been studied as a replacement of physical vapor deposition of
the metal seed layer on a substrate that has a poor step coverage
before electroplating some metal interconnects in ultralarge-scale
integrated circuit technology.20-22
Although the Au ELP technique has long been known, the tradi-
tional Au ELP on the Al surface has complicated steps, and to the
best of our knowledge, the formed Au surface has not yet been
utilized in the sensor applications. In this research, we have studied
selective Au ELP on Al patterns with Pd activation to decrease the
contact resistance between single-walled carbon nanotubes
SWCNTs and Al contact pads. The optimization of Pd activation
and Au ELP was preceded. Dip coating of SWCNTs, their electrical
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believe our simple Pd activation and Au ELP technique can be used
in a wide range of promising applications including CMOS-based
field-effect transistors and bio- or gas sensor devices.
Experimental
All chemicals and solvents used in this experiments were of re-
agent grade and used without further purification.
The fabrication of the sample chip followed the conventional
CMOS fabrication process, which is summarized in Table S1 see
supporting information.30 Two kinds of chips were fabricated at the
Inter-university Semiconductor Research Center. The substrate was
sputtered and patterned to form a 10,000 Å Al alloy metal electrode
99.3 wt % Al, 0.2 wt % Si, and 0.5 wt % Cu on a 10,000 Å thick
tetraethyl orthosilicate TEOS oxide film deposited on a cleaned
silicon wafer. Thereafter, two distinctive processes of Au ELP on the
Al surface were used in this paper. Process A followed the patterning
of the Al film, chemical Pd activation, and Au ELP for process B
see Fig. S3 in the supporting information.30 The detailed process is
shown in Fig. 1a.
The Pd activation and Au ELP experiment were investigated for
two types of Al patterned chips named M1A, M1B, and M2 M1 and
M2 represent the metal layer number and A and B indicate the
pattern type of the sample chips in this paper for other M2-type
chips, see Fig. S6-7 in the supporting information.30 The Pd acti-
vation and Au ELP were performed as follows: Before Pd activation,
the samples of the Al patterned chips were cleaned with acetone for
1 min, washed briefly with deionized DI water, and dried with a
N2 blowing gun. For the chemical Pd activation, Pd activation so-
lutions were prepared by mixing the solutions with the components
dissolved. Pd activation solutions were composed of a Pd solution
0.050 g PdCl2, 1.5 mL HCl, 18.5 mL DI water, a polyethylene
glycol PEG, MW 3400 solution 15 g of PEG in 20 mL DI water,
and a methyl gallate MG solution 0.10 g of MG in 40 mL DI
water dissolved with sonication. The preparation of the Pd activa-
tion solutions followed the next steps: The addition of the PEG
solution 1.0 mL, MG solution 6.0 mL, 85% H3PO4 1.0–4.0
mL, and Pd solution 0.80 mL to a stirred DI water adjusted to fit
the total volume of the solution to 20 mL. The sample was dipped
into the solution for an activation time of 1–5 min at room tempera-
ture and then it was rinsed in DI water and dried with a N2 blowing
gun.
The Au plating solution was prepared by the slow addition ofCS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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solution of KAuCN2 0.13 g in DI water 50 mL at room tem-
perature.
The Au ELP was performed with two kinds of Pd-activated Al
surfaces by chemical and physical methods. The Pd-activated
samples were immersed into the prepared Au plating solution for
5–180 min, and the temperature varied from 40 to 90°C. After depo-
sition, the chips were also rinsed in DI water and dried with a N2
blowing gun.
The coating of the SWCNT was done according to the previously
reported procedure.23,24 The SWCNTs ASP-100F produced by Il-
jin Nanotech, Korea were ultrasonicated in nitric acid at 50°C for
30 min to purify amorphous carbon and carbonaceous particles
were removed and simultaneously exfoliate from bundles. Then
SWCNTs were neutralized with DI water and trapped on the mem-
brane filter Millipore, 0.2 m pore size and 47 mm diameter by a
vacuum filtration method. The SWCNTs on the filter were dried in a
vacuum oven chamber at 80°C for 48 h. The prepared SWCNTs
were dispersed in 1,2-dichlorobenzene solution with a concentration
of 0.10 mg/mL, and an ultrasonication process is performed for 20
h. Using this solution, the sample chips were coated with the
SWCNT net by dipping for 30 s and withdrawing at the velocity of
3 mm/min. The amount or density of the SWCNTs was controlled
by the SWCNT concentration in the solution, which affects the re-
sistance.
In this research, the surface morphology of the chips was evalu-
ated with an optical microscope OM and field-emission-scanning
electron microscope FESEM. The area analysis after Pd activation
was performed using an electron probe microanalyzer EPMA. The
measurement of the contact resistance between metal pads and
SWCNTs was done using an Agilent 4156C. Currents between the
electrodes were measured in the air condition under a voltage sweep
of one electrode with the other electrode grounded.
Results and Discussion
Pd activation of annealed chip.— The role of the surface activa-
tion is extremely important in electroless deposition because it ini-
tiates the deposition reaction and also because it usually functions as
a nucleation site for the metal deposition. The conventional process
involves oxidation of a substrate for electron generation, which re-
duces Pd ions. Furthermore, the negative reduction potential of Al
compared to Pd allows a spontaneous displacement reaction. How-
ever, the existence of the native oxide on the surface is a barrier to




Figure 1. Color online a The fabrication process of an Al patterned chip
and additional Pd activation–Au electroless deposition referred to as process
A in this paper. b and c show the whole part of the chip pattern and the
center part of the electrode in the metal layer M1A, respectively. d and e
show the whole part of the chip pattern and the center part of the electrode in
the metal layer M1B, respectively. The short electrode–electrode distance is
6 m.Downloaded 18 Nov 2009 to 147.46.246.152. Redistribution subject to Eremoved completely in atmospheric condition. Therefore, removal
of the native oxide and reduction of a Pd ion must be simultaneously
accomplished in a bath.
The cleaned Al chips fabricated as shown in Fig. 1 and Table
S130 were activated with varying phosphoric acid concentrations and
immersion time see Table S2 for supporting information.30 The
phosphoric acid is expected to remove the native Al oxide.25 After
the Pd activation step conditions A-D, the formation of Pd par-
ticles on the Al surface with densities of 109–1010 particles/cm2 was
observed, and most of the particles were in the diameter range of
30–50 nm. Abnormally grown larger particles 120–200 nm were
also observed. The bright fine particles that corresponded to Pd were
found in the Al surface, which were confirmed by EPMA see Fig.
S2 in supporting information.30 The morphologies of Pd particles
on the Al electrode were depicted in Fig. 2 and Fig. S1 see sup-
porting information.30 The Pd activation results depend on the
phosphoric acid concentration and activation time. From the view of
overall result of the Au ELP associated with the uniform Pd particle
density on the Al surface, the Al thickness after Pd activation, and
the result of their Au ELP, the optimum condition for Au ELP is
listed as the condition A in Table S2.30 During the Pd activation, a
large amount of Al layers was dissolved, which exceeded over 3000
(a) (b) (c) (d)
(e) (f)
Figure 3. Color online a Middle and c lower parts of OM images in
M1A’s electrode after Au ELP for 2 h at 50°C. b and d show the enlarged
electrode of a and c, respectively. e Scanning electron microscopy
SEM and f OM images of M1B’s electrode after Au ELP for 90 min at
50°C. f shows the enlarged electrode of e. All Pd-activated samples were
prepared immediately before the Au ELP process in condition A.
Figure 2. The FESEM image of an Al electrode in M1B chips, which were
catalyzed by Pd activation condition A in Table S2.30 It shows the Pd
particles scattered randomly on the Al surface.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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relies on the removal and subsequent dissolution of Al films from
the surface of the Al substrate, with simultaneous reduction of Pd
ions on the Al surface. Also, very fast dissolution of the film elimi-
nates fore-formed Pd particles from the surface. Pd nucleation was
improved by brief treatment of 5:1 v/v buffered hydrofluoric acid
BHF, 40% NH4F, and 49% HF solution before the Pd activation
step. Such diluted BHF solution is usually used to strip the thin layer
of native Al oxide.24 The FESEM analysis indicated that the Pd
particles deposited by chemical reaction have a narrow size distri-
bution than the samples deposited by the physical thermal evapora-
tion method process B in Fig. S4, see supporting information.30
Au ELP of chemically Pd-activated M1A and M1B samples.—
For the annealed 450°C, 30 m sample, the Pd-activated sample
was prepared from the chemical reaction using a Pd activating mix-
ture condition A, which was prepared immediately before the Au
ELP process. Then Au ELP onto Pd-activated samples was done
using a Au plating mixture. To know the immersion time and tem-
perature dependence of Au ELP, the plating was carried out at
40–90°C for 5–180 min in a Au plating bath. From the view of the
uniformity of the Au particle size, the Au film thickness, and the
coverage on the Al surface, we concluded that optimum bath tem-
perature and plating time for Au ELP are about 50°C and ranged
from 90 to 120 min, respectively. In this condition, the Au layer is
formed with a thickness of approximately 10,000 Å, and the elec-
trode gaps are filled up to 2 m by Au ELP. It also passed the
Scotch tape adhesion test. The result of the Au ELP in this condition
is shown in Fig. 3 for other M2-type chip, see Fig. S6-S7 in the
supporting information.30 As expected, the Au coverage or the den-
sity on the Al surface increased with increasing plating time at
50°C. The deposition rates increased with increasing deposition
temperature, but the stability of the electrolyte became very poor in
the sense that the large clusters of Au were formed in the electrolyte
spontaneously.
(a) (b)
(c) (d) (e) (f)
Figure 4. Color online The FESEM and OM images of the electrolessly
deposited Au on annealed Al pattern M1B without Pd activation at 50°C
for a 55 and b 100 min, respectively. c–f OM images of the results of
Au ELP on Pd-activated M1A unannealed sample. The Pd activation con-
dition was A in Table S230 and Au ELP time was 2 h at 50°C. d and f







1,2-DichlorobenzeneDownloaded 18 Nov 2009 to 147.46.246.152. Redistribution subject to EFor a control experiment, Au ELP on the Al pattern without Pd
activation was accompanied. The Au ELP results of the M1B sample
without Pd activation at 50°C for 55 and 100 minutes indicate that
the Au ELP is available even without Pd activation Fig. 4a and b.
One of the suspected reaction pathways is the direct displacement
reaction between Al and Au, and the small composition of Cu near
the Al surface acts as a catalyst that allows the ELP on the Al surface
without Pd activation.26-28 However, the uniformity of the Au film
on the Al surface was poorer than that of the case with Pd activation,
and the size of Au particles constructing the film was quite large,
leading to a rough surface morphology. Therefore, it is not appro-
priate for the application in microelectronic devices in terms of a
sophisticated electrode design, which requires a more enhanced sub-
strate pretreatment for the subsequent deposition of gold.
Using the unannealing sample, the annealing effects were exam-
ined because it is reported that the native oxide on the as-deposited
and annealed 400°C for 5 min AlCu film was considered negli-
gible compared to the 60–70 nm thick oxide layer in the as-
deposited only AlCu film.29 As shown in Fig. 4c-f Au particles
were partially plated on the electrodes after Pd activation condition
A and Au ELP process for 2 h at 50°C. Also, Au particles were
formed along the sidewall rather than on the upper surface of the Al
pads under this condition. It can be speculated that the upper surface
of Al is more contaminated than the sidewall during the patterning
process such as photoresist and other various chemicals. The Al2O3
layer prevents the Al surface from forming Pd particles in the Pd
activation step and the Au film in the subsequent Au ELP step as
well. Accordingly, this is not suitable for submicrometer applica-
tions.
SWCNT coating and I-V characteristics.— The SWCNTs’ sur-
faces were purified and modified in boiling HNO3. In this step,
contaminants were removed and functional groups, such as carboxy-
lic acid, hydroxyl, and carbonyl groups were introduced to the sur-
faces of the SWCNTs, which induce good dispersion in coating
solvent and adhesion on a hydrophilic TEOS layer. The schematic of
the SWCNT coating method is shown in Fig. 5a. The SWCNT net-
work is integrated between the electrodes by the dip-coating
method, which is randomly distributed on the substrate such as a net
Fig. 5b-d. In Au-plated M1A chip after SWCNT coating, the mea-
sured resistances were in the range of 10–40 k R1–R4, depend-
ing on the gap length of the electrodes the short electrode gaps for
R1:7, R2:12, R3:17, and R4:22 m. The current–voltage I-V char-
acteristics of the device are shown in Fig. S5.30 The electrode
sweeps 1 to 1 V are performed in air, and the measured currents
are plotted together for comparison. The contact resistance between
the SWCNTs and electrodes was improved after Au ELP on the Al
electrodes. The average resistance between the electrodes 25 k
was reduced to about 2  106 times compared to that of the
SWCNT-coated Al patterned M1A chip average of 50 G. This
suggests that the contact between Au and SWCNTs is ohmic contact
compared to the case of Al and SWCNT, and the Au ELP obviously
improved the quality of the contact.
Au particle decoration on SWCNT network.— We assumed that
the coated SWCNTs on the oxide layer can be decorated with Au
particles. The SWCNT can act as a seed and an electron delivery
site, such as the Pd catalyst for SWCNT decoration because
(d) Figure 5. Color online a Schematic
drawing of the dip-coating method of
SWCNTs. Dip coating was performed at
room temperature by immersing the Au-
plated chips vertically in the SWCNT sus-
pension for 30 s and withdrawing them at
a velocity of 3 mm/min. b The SEM im-
age of the c Au electrode and the d
oxide layer on the M1B chip after
SWCNT dip coating.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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defect coordination site, such as –COOH, –OH, and =CO. Au+ ions
have an electron affinity, which can interact with an electron-rich
SWCNT.
1. Pd-activated M1B or M2-type sample: The Pd-activated
sample condition A was dip coated with SWCNT before Au deco-
ration. Then, Au ELP was done for 2 h at 50°C. Figure 6a and b
shows the FESEM and OM images of the electrode. Au was plated
on the Al electrode as well as on the SWCNT net. Specifically, Au
particles were decorated on SWCNT rather than the oxide surface in
the TEOS layer. A SWCNT decoration study is underway to im-
prove the Au particle size control and uniformity by this kind of Au
ELP method.
2. Pd-activated and Au-plated M1B samples: A Au-plated M1B
sample Fig. 3e was coated with SWCNTs, and again Au ELP was
performed for 15 min at 50°C. Figure 6c is the FESEM images of
Au electrodes. Au clusters were formed on the SWCNT as well as
the Au electrode surface. SWCNTs are under the Au cluster on the
Au electrode as a result of surplus Au ELP. The resistivity of the
SWCNT film was further reduced by more than twofold through a
Au decoration process.
A sensor platform based on the metal decorated SWCNT.— For
a sensor application, we decorate SWCNT with a Au particle using
the upper Au ELP technique because gold nanoparticles deposited
on solid supports exhibit various useful catalytic and electrocatalytic
properties.9-12 Moreover, the surface of gold can be easily utilized as
a substrate or a linker for a biomolecular sensor application by at-
taching the end of a thiol group of probe molecules.
Several electrical biosensor structures based on CNT have been
reported, but our CMOS-compatible sensor platform integrated with
SWCNT net and Au particles may be more useful because the Au
particles on the SWCNT net as well as Au-plated electrode can be
used as a substrate. It is believed that this synergy effect causes the
remarkable molecular detection sensitivity R increase by modulat-
ing both the Au particles-SWCNT and Au electrode-SWCNT junc-
tions. We have developed a CMOS-based DNA sensor with im-
proved detection sensitivity by the SWCNT decoration with metal
Au particles Rt/Rp: over 100% increase for 1 V applied across
the electrodes; p = 25 mer thiolated probe DNA, t is the comple-
mentary target DNA, and R is the resistance. Furthermore, we have
developed a gas sensor H2, CO, NH3, H2S, C2H5OH, and volatile
organic compounds using this platform by decoration of SWCNT
with gas sensitive metals, such as Sn and Pd. The sensor systems
show the outstanding changes in conductivity Rair/Rgas according
to gas adsorption and desorption, whose data are subject to future
publications.
Conclusion
To improve the contact resistance between the metal electrodes
and the SWCNTs, we have developed the procedure of selective Au
electroless deposition on a patterned Al electrode on CMOS-based
chips, which is compatible with the conventional CMOS process
without using any additional mask. The Pd activation of Al surface
is accomplished by controlled removal of the Al oxide with phos-
phoric acid, which results in the formation of fine Pd particles on Al.
(a) (b)Subsequent Au ELP allowed selective deposition of the Au film on
Downloaded 18 Nov 2009 to 147.46.246.152. Redistribution subject to Ethe Pd-activated Al surface. The SWCNT nets were integrated on
the Au-plated CMOS-based chips using a dip-coating method, and
the improved contact resistance and small resistance variation be-
tween the Au electrode and SWCNTs have been obtained. We also
showed a SWCNT decoration with Au particles using an upper Au
ELP method. This result is expected to be a suitable alternative to
conventional Au ELP techniques as well as a sensor platform for
fusion nanotechnology.
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